{"id":140,"date":"2023-08-02T10:29:15","date_gmt":"2023-08-02T10:29:15","guid":{"rendered":"https:\/\/www.cygnicdesigns.com\/?page_id=140"},"modified":"2023-08-19T08:00:24","modified_gmt":"2023-08-19T08:00:24","slug":"team","status":"publish","type":"page","link":"https:\/\/www.cygnicdesigns.com\/?page_id=140","title":{"rendered":"Team"},"content":{"rendered":"<p><span style=\"font-size: 20px;\"><\/span><\/p>\r\n<p><span style=\"font-size: 24px;\"><strong>Our Teams<\/strong><\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">At Cygnic, our layout team consists of Micro-Electronic and Computer Engineers with a minimum of 10 years of hands-on experience in complex mixed-signal layout designs. They are well-versed in taping out full-chip final GDSII with sign-off verification for various foundries.<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">Our layout design team is skilled in working with both simple building blocks and complex chip-level designs, delivering full custom IC designs. We are capable of providing a verified layout database or GDSII to be seamlessly integrated into your System-on-Chip (SoC) or a full-chip GDSII ready for tape-out.<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">Cygnic\u00a0 have full confidence in our team&#8217;s ability to deliver high-quality layout designs.<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 24px;\"><strong>Our Layout Expertise<\/strong><\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">Cygnic excels in providing and delivering top-notch analog IC layout services for various applications in semiconductor design. Our expertise includes:<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<ul class=\"wp-block-list\">\r\n<li><span style=\"font-size: 20px;\">Low noise circuit design<\/span><\/li>\r\n\r\n\r\n\r\n<li><span style=\"font-size: 20px;\">Low power circuit design<\/span><\/li>\r\n\r\n\r\n\r\n<li><span style=\"font-size: 20px;\">Mixed signal designs<\/span><\/li>\r\n\r\n\r\n\r\n<li><span style=\"font-size: 20px;\">High current power management<\/span><\/li>\r\n\r\n\r\n\r\n<li><span style=\"font-size: 20px;\">High current power devices<\/span><\/li>\r\n\r\n\r\n\r\n<li><span style=\"font-size: 20px;\">Mixed signal IO integration<\/span><\/li>\r\n\r\n\r\n\r\n<li><span style=\"font-size: 20px;\">Circuit design with ESD and latchup consideration<\/span><\/li>\r\n\r\n\r\n\r\n<li><span style=\"font-size: 20px;\">Experience in Layout dependency design<\/span><\/li>\r\n\r\n\r\n\r\n<li><span style=\"font-size: 20px;\">RF MMWave design<\/span><\/li>\r\n<\/ul>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">With our expertise and experience with CMOS,AUTOMOTIVE, and FINFET technologies in nodes from 0.35\u03bcm down to 7nm sub-micro of leading foundries such as Global Foundries, SMIC, UMC and others.\u00a0<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">We are able to deliver best-in-class full-custom IC layout services.<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 24px;\"><strong>Physical Verification<\/strong><\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">At Cygnic, we prioritize quality and reliability. Therefore, all circuits laid out by our team undergo rigorous verification processes, including Design Rule Checking (DRC), Layout Versus Schematic (LVS) comparison, Electrical Rule Checking (ERC), and antenna verification. The final layout database and GDSII files we deliver always comply with sign-off verification checks.<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 24px;\"><strong>EDA-Verification Tools<\/strong><\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">Our team has experience with Cadence tools for analog IC layout design and Mentor Calibre is our main physical verification tool for signing off all our layouts.<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 24px;\"><strong>Confidential Information<\/strong><\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">\r\n\r\n<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\">At Cygnic, we treat customer information with the utmost care, ensuring the same level of security as we maintain for our own data. We understand the importance of building trust and maintaining long-term relationships. Our technical team is well-accustomed to working under strict confidentiality conditions. Technical details, business strategies, and decisions discussed within Cygnic premises remain confidential. To facilitate secure information exchange, we employ our SFTP server for seamless project file and document transfers.<\/span><\/p>\r\n<p><span style=\"font-size: 20px;\"><\/span><\/p>","protected":false},"excerpt":{"rendered":"<p>Our Teams At Cygnic, our layout team consists of Micro-Electronic and Computer Engineers with a minimum of 10 years of hands-on experience in complex mixed-signal layout designs. They are well-versed in taping out full-chip final GDSII with sign-off verification for various foundries. Our layout design team is skilled in working with both simple building blocks&#8230;<\/p>\n","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":{"footnotes":""},"class_list":["post-140","page","type-page","status-publish","hentry"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v21.8 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>Team - Cygnic Silicon Designs<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.cygnicdesigns.com\/?page_id=140\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Team - Cygnic Silicon Designs\" \/>\n<meta property=\"og:description\" content=\"Our Teams At Cygnic, our layout team consists of Micro-Electronic and Computer Engineers with a minimum of 10 years of hands-on experience in complex mixed-signal layout designs. They are well-versed in taping out full-chip final GDSII with sign-off verification for various foundries. Our layout design team is skilled in working with both simple building blocks...\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.cygnicdesigns.com\/?page_id=140\" \/>\n<meta property=\"og:site_name\" content=\"Cygnic Silicon Designs\" \/>\n<meta property=\"article:modified_time\" content=\"2023-08-19T08:00:24+00:00\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data1\" content=\"2 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.cygnicdesigns.com\/?page_id=140\",\"url\":\"https:\/\/www.cygnicdesigns.com\/?page_id=140\",\"name\":\"Team - Cygnic Silicon Designs\",\"isPartOf\":{\"@id\":\"https:\/\/www.cygnicdesigns.com\/#website\"},\"datePublished\":\"2023-08-02T10:29:15+00:00\",\"dateModified\":\"2023-08-19T08:00:24+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/www.cygnicdesigns.com\/?page_id=140#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.cygnicdesigns.com\/?page_id=140\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.cygnicdesigns.com\/?page_id=140#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.cygnicdesigns.com\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Team\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.cygnicdesigns.com\/#website\",\"url\":\"https:\/\/www.cygnicdesigns.com\/\",\"name\":\"Cygnic Silicon Designs\",\"description\":\"\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.cygnicdesigns.com\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Team - Cygnic Silicon Designs","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.cygnicdesigns.com\/?page_id=140","og_locale":"en_US","og_type":"article","og_title":"Team - Cygnic Silicon Designs","og_description":"Our Teams At Cygnic, our layout team consists of Micro-Electronic and Computer Engineers with a minimum of 10 years of hands-on experience in complex mixed-signal layout designs. They are well-versed in taping out full-chip final GDSII with sign-off verification for various foundries. Our layout design team is skilled in working with both simple building blocks...","og_url":"https:\/\/www.cygnicdesigns.com\/?page_id=140","og_site_name":"Cygnic Silicon Designs","article_modified_time":"2023-08-19T08:00:24+00:00","twitter_card":"summary_large_image","twitter_misc":{"Est. reading time":"2 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/www.cygnicdesigns.com\/?page_id=140","url":"https:\/\/www.cygnicdesigns.com\/?page_id=140","name":"Team - Cygnic Silicon Designs","isPartOf":{"@id":"https:\/\/www.cygnicdesigns.com\/#website"},"datePublished":"2023-08-02T10:29:15+00:00","dateModified":"2023-08-19T08:00:24+00:00","breadcrumb":{"@id":"https:\/\/www.cygnicdesigns.com\/?page_id=140#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.cygnicdesigns.com\/?page_id=140"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/www.cygnicdesigns.com\/?page_id=140#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.cygnicdesigns.com\/"},{"@type":"ListItem","position":2,"name":"Team"}]},{"@type":"WebSite","@id":"https:\/\/www.cygnicdesigns.com\/#website","url":"https:\/\/www.cygnicdesigns.com\/","name":"Cygnic Silicon Designs","description":"","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.cygnicdesigns.com\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"}]}},"_links":{"self":[{"href":"https:\/\/www.cygnicdesigns.com\/index.php?rest_route=\/wp\/v2\/pages\/140","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.cygnicdesigns.com\/index.php?rest_route=\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/www.cygnicdesigns.com\/index.php?rest_route=\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/www.cygnicdesigns.com\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/www.cygnicdesigns.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=140"}],"version-history":[{"count":4,"href":"https:\/\/www.cygnicdesigns.com\/index.php?rest_route=\/wp\/v2\/pages\/140\/revisions"}],"predecessor-version":[{"id":181,"href":"https:\/\/www.cygnicdesigns.com\/index.php?rest_route=\/wp\/v2\/pages\/140\/revisions\/181"}],"wp:attachment":[{"href":"https:\/\/www.cygnicdesigns.com\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=140"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}